

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2000-150644
 (43)Date of publication of application : 30.05.2000

(51)Int.Cl. H01L 21/768
 H01L 21/302
 H01L 21/3205

(21)Application number : 10-318556
 (22)Date of filing : 10.11.1998


(71)Applicant : MITSUBISHI ELECTRIC CORP
 (72)Inventor : HARADA AKIHIKO
 SAITO TAKAYUKI

(54) MANUFACTURE OF SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To prevent a lower-layer wiring layer from being damaged related to a manufacturing method for a semiconductor device comprising a wiring element of a dual damascene structure at the upper part of the lower-layer wiring layer.

SOLUTION: On a lower-layer wiring layer 30 a first silicon nitride film 32, a first silicon oxide film 34, a second silicon nitride film 36, and a second silicon oxide film 38 are formed in order (steps 1-5). At the upper part of the lower-layer wiring layer 30, a second silicon oxide film 38 and a via hole 46 penetrating the second silicon nitride film 36 are formed (steps 6-8). A photo-resist 48 is so packed in the via hole 46 as to cover its inside wall (steps 9-12). After a protect film is formed of the photo-resist 48, a specified part of the second silicon oxide film 38 and the second silicon nitride film 36 is removed to form a wiring groove 56 (steps 13-14).



LEGAL STATUS

[Date of request for examination]
 [Date of sending the examiner's decision of rejection]
 [Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]
 [Date of final disposal for application]
 [Patent number]
 [Date of registration]
 [Number of appeal against examiner's decision of rejection]
 [Date of requesting appeal against examiner's decision of rejection]
 [Date of extinction of right]

Copyright (C): 1998.2000 Japan Patent Office

material after hollowing the front face of the aforementioned base-metal material. The step which removes the layer of the aforementioned silicon nitride until the front face of the 0th insulator layer of the above is exposed so that the layer of the aforementioned silicon nitride may remain the aforementioned base-metal film only to a wrap predetermined field.

[Claim 11] The aforementioned etching stopper film is the manufacture method of the semiconductor device of ten the claim 1 characterized by including the silicon nitride which has the absorption coefficient of 0.5-1.0, or given in any 1 term.

[Claim 12] The manufacture method of the semiconductor device of the claim 1 or the any 1 term publication of 11 characterized by providing the following. The step which forms the high-melting point metal membrane for acid resisting in the upper part of the 2nd insulator layer of the above before carrying out opening of the aforementioned beer hall. The step which forms the aforementioned wiring slot is the step which removes in the part corresponding to the aforementioned wiring slot of the aforementioned high-melting point metal membrane for acid resisting including the step which removes the part corresponding to the aforementioned beer hall of the aforementioned high-melting point metal membrane for acid resisting in the step which is equipped with the step which removes the aforementioned high-melting point metal membrane for acid resisting which remains in the upper part of the 2nd insulator layer of the above after the aforementioned wiring slot is formed, and carries out opening of the aforementioned beer hall.

[Claim 13] The manufacture method of the semiconductor device of the claim 1 or the any 1 term publication of 11 characterized by providing the following. The step which forms in the upper part of the 2nd insulator layer of the above the silicon nitride for acid resisting which has the absorption coefficient of 0.5-1.0 before carrying out opening of the aforementioned beer hall. The step which forms the aforementioned wiring slot is the step which removes in the part corresponding to the aforementioned wiring slot of the aforementioned silicon nitride for acid resisting including the step which removes the part corresponding to the aforementioned beer hall of the aforementioned silicon nitride for acid resisting in the step which is equipped with the step which removes the aforementioned silicon nitride for acid resisting which remains in the upper part of the 2nd insulator layer of the above after the aforementioned wiring slot is formed, and carries out opening of the aforementioned beer hall.

[Claim 14] The manufacture method of the semiconductor device of the claim 1 or the any 1 term publication of 11 characterized by providing the following. The step which carries out opening of the aforementioned beer hall is a step which forms the 1st organic antireflection film in the upper part of the 2nd insulator layer of the above. The step which forms the aforementioned wiring slot in the part corresponding to the aforementioned beer hall at the upper part of the aforementioned 1st organic antireflection film including the step which forms the 1st photoresist film which has opening is a step which forms the 2nd organic antireflection film in the upper part of the 2nd insulator layer of the above. The step which forms in the part corresponding to the aforementioned wiring slot the 2nd photoresist film which has opening at the upper part of the aforementioned 2nd organic antireflection film.

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[The technical field to which invention belongs] this invention relates to the manufacture method of a semiconductor device, and relates to the manufacture method of the semiconductor device which equips the upper part of a lower layer wiring layer with the wiring element of a dual pellet syn conformation especially.

[0002]

[Description of the Prior Art] As a wiring material of a semiconductor device, the small quality of the material of specific resistance, such as copper, may be used. In a semiconductor device, after forming a beer hall and a wiring slot in a dual pellet syn conformation, i.e., a layer insulation film, generally, the structure which embeds a metal at them and forms wiring is used for the multilayer interconnection using copper.

[0003] Drawing 13 (A) - drawing 13 (C) show drawing for explaining the manufacture method of the conventional semiconductor device which has wiring of a dual pellet syn conformation. In the conventional manufacture method, after the lower layer wiring 10 forms a slot etching stopper film and the 0th insulator layer in the predetermined part on a silicon substrate, it is formed with copper of photoengraving process and etching. The 1st silicon nitride (Si_3N_4) 12, the 1st silicon oxide 14, the 2nd silicon nitride (Si_3N_4) 16, and the 2nd silicon oxide 18 are formed in the upper part of the lower layer wiring layer 10 one by one. Furthermore, the 1st photoresist 20 which has opening is formed in the part corresponding to a beer hall 19 at the upper part of the 2nd silicon oxide 18.

[0004] Next, anisotropy dry etching for carrying out opening of the beer hall 19 by using the 1st photoresist 20 as a mask is performed. The above-mentioned etching is performed until the 1st silicon nitride 12 is exposed to the interior of a beer hall 19 (drawing 13 (A)). In the process of etching, the 1st silicon nitride 12 functions as a stopper film which stops advance of etching.

[0005] After etching for carrying out opening of the beer hall 19 is completed, the 1st photoresist 20 is removed from the upper part of the 2nd silicon oxide 18, and the 2nd photoresist 22 which has opening in instead of at the part corresponding to a wiring slot is formed (drawing 13 (B)).

[0006] Next, anisotropy dry etching for carrying out opening of the wiring slot 24 by using the 2nd photoresist 22 as a mask is performed (drawing 13 (C)). The above-mentioned etching is first performed on the conditions which can remove a silicon oxide by the big selection ratio to a silicon nitride. the [under the present circumstances, / the 1st and] — both 2 silicon nitrides 12 and 16 are used as a stopper film for stopping advance of etching Next, etching for removing the 2nd silicon nitride 16 exposed to the interior of the wiring slot 24 and the 1st silicon nitride 12 exposed to the interior of a beer hall 19 is performed. If these processings are performed proper, the wiring slot 24 which leads to the beer hall 19 in which the front face of the lower layer wiring layer 10 is exposed, and a beer hall 19 will be formed.

[0007]

[Problem(s) to be Solved by the Invention] However, the 1st silicon nitride 12 is always exposed to etchant in the pars basilaris ossis occipitalis of a beer hall 19 during execution of etching for forming the wiring slot 24 (the part is hereafter called a "outcrop"). Moreover, the outcrop originates in the variation in manufacture conditions etc., and it may ***** so much in process of etching for carrying out opening of the beer hall 19. Under such a situation, in process of etching for carrying out opening of the wiring slot 24, a beer hall 19 may run through the 1st silicon nitride 12, and the front face of the lower layer wiring layer 10 may be exposed. In this case, by continuing etching henceforth, as shown in drawing 13 (C), an injury arises in the lower layer wiring layer 10.

[0008] Moreover, in the conventional manufacture method, etching for carrying out opening of the wiring slot 24 is performed after opening of a beer hall 19 like the above. In this case, the 2nd silicon oxide 14 and the 2nd silicon nitride 16 tend to receive the effect of etching greatly in near opening of a beer hall 19 as compared with other parts. For this reason, according to the conventional manufacture method, the path of the breakthrough (hole by the beer hall 19) prepared in the 2nd silicon nitride 16 is easy to be expanded in process of etching for carrying out opening of the wiring slot 24.

[0009] Drawing 14 shows the state where it is generated when the path of the breakthrough of the 2nd silicon nitride 16 is expanded in process of etching. the configuration shown with a dashed line in drawing 14 -- the [the 1st and] -- the state of the ideal obtained when 2 silicon nitrides 12 and 16 function proper as a stopper film is shown in drawing 14, the lower layer wiring layer 10 has width of face almost equal to the path of the beer hall 19 of an ideal state. Moreover, the lower layer wiring layer 10 equips the circumference with the layer of the barrier metal 26.

[0010] If the path of the breakthrough of the 2nd silicon nitride 16 is expanded by the morphosis of the wiring slot 24, as the configuration of a beer hall 19 is shown in drawing 14, the path of the upper-limit section will serve as a big taper configuration as compared with the path of the soffit section. If a beer hall 19 is formed in the shape of a taper, the side of the lower layer wiring layer 14 will become that it is easy to be exposed to etchant. In this case, the barrier metal 26 receives an injury under the influence of etching, and it becomes easy to produce film peeling in the base metal and the barrier metal 26 of a wiring layer. Thus, in case the manufacture method of the conventional semiconductor device formed the wiring element of a dual pellet syn conformation in the upper part of the lower layer wiring layer 10, it was what has the problem of being easy to make the lower layer wiring layer 10 producing the injuries on various.

[0011] By the way, the copper used as a base metal of a wiring layer in the conventional semiconductor device has the high reflection factor compared with aluminum. In the conventional manufacture method, in case patterning of the 1st photoresist 20 for carrying out opening of the beer hall 19 is carried out (refer to drawing 13 (A)), and in case patterning of the 2nd photoresist 22 for forming the wiring slot 24 is carried out (refer to drawing 13 (B)), processing which light (for example, i

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The manufacture method of a semiconductor device equipped with the wiring element of a dual pellet syn conformation characterized by providing the following. The step which forms the diffusion prevention film of metal on lower layer wiring. The step which forms the 1st insulator layer in the upper part of the aforementioned nucleic-acid prevention film. The step which forms an etching stopper film in the upper part of the 1st insulator layer of the above. The step which forms the 2nd insulator layer in the upper part of the aforementioned etching stopper film, the step which form in the upper part of the aforementioned lower layer wiring the beer hall which penetrates the 2nd insulator layer of the above, the aforementioned etching stopper film, and the 1st insulator layer of the above, the step which form a wrap organic layer in the interior of the aforementioned beer hall for the wall of the beer hall, and the step which remove the predetermined part of the 2nd insulator layer of the above by etching, and form an

[Claim 2] The aforementioned organic layer is the manufacture method of the semiconductor device according to claim 1 characterized by being formed so that the aforementioned beer hall may be covered in the field which results in the inside of the 2nd insulator layer of the above from the base at least.

[Claim 3] The step which forms the aforementioned organic layer is the manufacture method of the semiconductor device according to claim 1 or 2 characterized by having the step which embeds a photoresist to the interior of the aforementioned beer hall, and the step which stiffens the aforementioned photoresist.

[Claim 4] The step which forms the aforementioned organic layer is the manufacture method of the semiconductor device according to claim 1 or 2 characterized by having the step which forms the layer of an organic acid-resisting agent in the interior of the aforementioned beer hall as the aforementioned organic layer.

[Claim 5] The manufacture method of the semiconductor device of the claim 1 or the any 1 term publication of four characterized by providing the following. The step which forms the aforementioned lower layer wiring layer is a step which forms an etching stopper film on a silicon substrate. The step which forms the 0th insulator layer on the aforementioned etching stopper film. The step which forms the slot for lower layer wiring by photoengraving process and anisotropic etching. The step which embeds base-metal material after forming a high-melting point metal membrane into the aforementioned slot for lower layer wiring, the step which removes the excessive base-metal agent in the exterior of the slot for lower layer wiring, and the step which forms a high-melting point metal membrane in the upper part of the aforementioned base-metal material.

[Claim 6] The manufacture method of a semiconductor device according to claim 5 characterized by providing the following. The step which forms the aforementioned high-melting point metal membrane while having the step which carries out flattening until the front face of the 0th insulator layer of the above is exposed and base-metal material is lost to the exterior of the aforementioned slot for lower layer wiring, after embedding base-metal material into the aforementioned slot for lower layer wiring is a step which forms the layer of a refractory metal in the upper part of the aforementioned silicon substrate and the aforementioned base-metal material. The step which etches so that the layer of the aforementioned refractory metal may remain the aforementioned base-metal film only to a wrap predetermined field.

[Claim 7] The manufacture method of a semiconductor device according to claim 5 characterized by providing the following. The step which forms the aforementioned high-melting point metal membrane while having the step to which only predetermined length hollows the front face of the aforementioned base-metal material as compared with the front face of the 0th insulator layer of the above, after embedding base-metal material into the aforementioned slot for lower layer wiring is a step which forms the layer of a refractory metal in the upper part of the 0th insulator layer of the above, and the aforementioned base-metal material after hollowing the front face of the aforementioned base-metal material. The step which removes the film of the aforementioned refractory metal until the front face of the 0th insulator layer of the above is exposed so that the layer of the aforementioned refractory metal may remain the aforementioned base-metal film only to a wrap predetermined field.

[Claim 8] The step which forms the aforementioned lower layer wiring layer is the manufacture method of the semiconductor device of four the claim 1 characterized by to have the step which forms the slot for lower layer wiring in the 0th velum, the step which embeds base-metal material after forming a high-melting point metal membrane into the aforementioned slot for lower layer wiring, and the step which forms in the upper part of the aforementioned base-metal material the silicon nitride which has the absorption coefficient of 0.5-1.0, or given in any 1 term.

[Claim 9] The manufacture method of a semiconductor device according to claim 8 characterized by providing the following. The step which forms the aforementioned silicon nitride while having the step which carries out flattening of the front face of the 0th insulator layer of the above and the front face of the aforementioned base-metal material, after embedding base-metal material into the aforementioned slot for lower layer wiring is a step which forms in the upper part of the aforementioned silicon substrate and the aforementioned base-metal material the layer of the silicon nitride which has the absorption coefficient of 0.5-1.0. The step which etches so that the layer of the aforementioned silicon nitride may remain the aforementioned base-metal film only to a wrap predetermined field.

[Claim 10] The manufacture method of a semiconductor device according to claim 8 characterized by providing the following. The step which forms the aforementioned silicon nitride while having the step to which only predetermined length hollows the front face of the aforementioned base-metal material as compared with the front face of the 0th insulator layer of the above, after embedding base-metal material into the aforementioned slot for lower layer wiring is a step which forms the layer of a silicon nitride in the upper part of the aforementioned silicon substrate and the aforementioned base-metal

line) is irradiated [processing] from those upper parts, and exposes a photoresist is performed. A photoresist is exposed in response to the direct light irradiated from the upper part, and the reflected light which reflects and returns by the substrate side after passing a photoresist. For this reason, the sensitization state of a photoresist receives big influence in the intensity of the reflected light, the interference state of direct light and the reflected light, etc.

[0012] The silicon oxide and silicon nitride which the conventional semiconductor device uses make light penetrate generally. For this reason, a part of light which passed the photoresist penetrates a silicon oxide and a silicon nitride, and it reaches to the lower layer wiring layer 10 or the front face of a silicon substrate. For this reason, the photoresist applied to the upper part of the lower layer wiring layer 10 receives the reflected light generated in the lower layer wiring layer 10. Moreover, the photoresist applied to the upper part of the field in which the lower layer wiring layer 10 is not formed receives the reflected light reflected on the front face of the silicon substrate of the lower layer wiring layer 10 further located in a lower layer.

[0013] The length of the optical path which will pass by the time the reflected light reflected on the length of the optical path which will pass by the time the reflected light reflected in the lower layer wiring layer 10 reaches a photoresist, and the front face of a silicon substrate reaches a photoresist is changed according to the variation in the thickness of the layer insulation film which intervenes between the reflector of light, and a photoresist. Moreover, if those optical path difference is changed, the interference state of direct light and the reflected light which a photoresist receives will change, and variation will arise in the sensitization state of a photoresist. This point and the conventional manufacture method were what it originates [what] in the variation in the thickness of a layer insulation film, and is easy to worsen the dimensional accuracy of the 1st and 2nd photoresists 20 and 22.

[0014] Furthermore, when metals, such as copper with a high reflection factor, are used for the base metal of the lower layer wiring layer 10, and the light which passed the mask is strongly reflected by the lower layer wiring layer 10, the halation resulting from the reflected light may arise. In the conventional manufacture method, the abnormalities in a pattern of a photoresist may arise under the influence of the halation in the case of patterning of the 2nd photoresist 22 in the case of patterning processing of the 1st photoresist 20. Thus, when the conventional manufacture method carried out patterning of the photoresist by photoengraving process, it had the problem of being easy to worsen pattern precision under the influence of the reflected light.

[0015] this invention sets it as the 1st purpose to offer the manufacture method of the semiconductor device which can form the wiring element of a dual pellet syn conformation in the upper part, without having been made in order to solve the above technical problems, and damaging a lower layer wiring layer. Moreover, this invention sets it as the 2nd purpose to offer the manufacture method of the semiconductor device which precision can improve a photoresist patterning, without being influenced of the reflected light while it attains the 1st purpose.

[0016]

[Means for Solving the Problem] The step which invention according to claim 1 is the manufacture method of a semiconductor device equipped with the wiring element of a dual pellet syn conformation, and forms the diffusion prevention film of metal on lower layer wiring, The step which forms the 1st insulator layer in the upper part of the aforementioned nucleic-acid prevention film, and the step which forms an etching stopper film in the upper part of the 1st insulator layer of the above. The step which forms the 2nd insulator layer in the upper part of the aforementioned etching stopper film, The step which forms in the upper part of the aforementioned lower layer wiring the beer hall which penetrates the 2nd insulator layer of the above, the aforementioned etching stopper film, and the 1st insulator layer, It is characterized by having the step which forms a wrap organic layer in the interior of the aforementioned beer hall for the wall of the beer hall, and the step which removes the predetermined part of the 2nd insulator layer of the above by etching, and forms a wiring slot after formation of the aforementioned organic layer.

[0017] Invention according to claim 2 is the manufacture method of a semiconductor device according to claim 1, and the aforementioned organic layer is characterized by being formed so that the aforementioned beer hall may be covered in the field from the base to the inside of the 2nd insulator layer of the above at least.

[0018] Invention according to claim 3 is the manufacture method of a semiconductor device according to claim 1 or 2, and the step which forms the aforementioned organic layer is characterized by having the step which embeds a photoresist to the interior of the aforementioned beer hall, and the step which stiffens the aforementioned photoresist.

[0019] Invention according to claim 4 is the manufacture method of a semiconductor device according to claim 1 or 2, and the step which forms the aforementioned organic layer is characterized by having the step which forms the layer of an organic acid-resisting agent in the interior of the aforementioned beer hall as the aforementioned organic layer.

[0020] The step which invention according to claim 5 is the manufacture method of the semiconductor device of four a claim 1 or given in any 1 term, and forms an etching stopper film on a silicon substrate. The step which forms the 0th insulator layer on the aforementioned etching stopper film, and the step which forms the slot for lower layer wiring by photoengraving process and anisotropic etching. It is characterized by having the step which embeds base-metal material after forming a high-melting point metal membrane into the aforementioned slot for lower layer wiring, the step which removes the excessive base-metal agent in the exterior of the slot for lower layer wiring, and the step which forms a high-melting point metal membrane in the upper part of the aforementioned base-metal material.

[0021] Invention according to claim 6 is the manufacture method of a semiconductor device according to claim 5. While having the step which carries out flattening until the front face of the 0th insulator layer of the above is exposed and base-metal material is lost to the exterior of the aforementioned slot for lower layer wiring, after embedding base-metal material into the aforementioned slot for lower layer wiring The step at which the step which forms the aforementioned high-melting point metal membrane forms the layer of a refractory metal in the upper part of the aforementioned silicon substrate and the aforementioned base-metal material. It is characterized by having the step which etches so that the layer of the aforementioned refractory metal may remain the aforementioned base-metal film only to a wrap predetermined field.

[0022] Invention according to claim 7 is the manufacture method of a semiconductor device according to claim 5. After embedding base-metal material into the aforementioned slot for lower layer wiring, while having the step to which only predetermined length hollows the front face of the aforementioned base-metal material as compared with the front face of the 0th insulator layer of the above The step which forms the layer of a refractory metal in the upper part of the 0th insulator layer of the above, and the aforementioned base-metal material after the step which forms the aforementioned high-melting point metal membrane hollows the front face of the aforementioned base-metal material. It is characterized by having the step which removes the film of the aforementioned refractory metal until the front face of the 0th insulator layer

reflected light which the 1st photoresist 42 receives becomes always almost fixed. Moreover, under the above-mentioned situation, since the strong reflected light is not generated by the lower layer wiring layer 30, the halation at the time of photoengraving process can be prevented effectively. For this reason, according to processing of Step 7, patterning of the 1st photoresist 42 can be carried out with close dimensional accuracy.

[0035] Next, as shown in drawing 1 (C), anisotropy dry etching for carrying out opening of the beer hall 46 is performed (Step 8). Etching of Step 8 is first performed on the conditions suitable for removal of a silicon oxide. Consequently, the 2nd silicon nitride 36 is exposed to the bottom of a beer hall 46. Next, etching is performed on the conditions suitable for removal of a silicon nitride. Consequently, the 1st silicon oxide 34 is exposed to the bottom of a beer hall 46. Subsequently, etching is again performed on the conditions suitable for removal of a silicon oxide. Consequently, the 1st silicon nitride 32 is exposed to the bottom of a beer hall 46.

[0036] The conditions of etching of the above-mentioned step 8 are set up so that opening of the beer hall 46 may be suitably carried out in all the parts on a semiconductor wafer, namely, so that the 1st silicon nitride 32 may be exposed to the bottom of all the beer halls 46. More specifically, the amount of over etching is set so that the 1st silicon nitride 32 is exposed to the bottom of all the beer halls 46. The portion comparatively exposed to the interior of a beer hall 46 at an early stage among the 1st silicon nitrides 32 functions as an etching stopper film over a long period of time in the process of the above-mentioned over etching. In this case, when etching for carrying out opening of the beer hall 46 is completed, as compared with the part of others [portions / those], there is a bird clapper thinly clearly.

[0037] As shown in drawing 1 (D), after etching for carrying out opening of the beer hall 46 is completed, the 1st photoresist 42 is removed (Step 9). Subsequently, a photoresist 48 is embedded to the interior of a beer hall 46 (Step 10). At least, a photoresist 48 is embedded so that the wall of a beer hall 46 may be covered to the field which exceeds the 2nd silicon nitride 36 from the base. On a 150-degree C hot plate, a photoresist 48 is irradiated with an illuminance of 600 mW/cm², and is hardened by irradiating the DeepUV light during 120 seconds (Step 11). 2nd BARC50 is applied to the upper part of the 2nd silicon oxide 38, and the upper part of the photoresist 48 after hardening (Step 12).

[0038] As shown in drawing 1 (E), on 2nd BARC50, the 2nd photoresist 52 is formed by photoengraving process (Step 13). The 2nd photoresist 52 equips with opening 54 at the position which should form a wiring slot. In the case of patterning of the 2nd photoresist 52, on the 2nd photoresist 52, where a mask is piled up, light is irradiated towards the 2nd photoresist 52. The great portion of light which passed the 2nd photoresist 52 is made the reflected light by 2nd BARC50. For this reason, according to processing of Step 13, the optical path difference of the reflected light and the problem of halation can be avoided, and patterning of the 2nd photoresist 52 can be carried out with close dimensional accuracy.

[0039] Next, as shown in drawing 1 (F), anisotropy dry etching for carrying out opening of the wiring slot 56 is performed (Step 14). Etching of Step 14 is first performed on the conditions suitable for removal of a silicon oxide. Consequently, the wiring slot 56 is formed until the 2nd silicon nitride 36 is exposed. Next, etching is performed on the conditions suitable for removal of a silicon nitride. Consequently, while the outcrop of the 1st silicon nitride is removed and the front face of the lower layer wiring layer 30 is exposed to the interior of a beer hall 46, the 2nd silicon nitride 36 which remained at the bottom of the wiring slot 56 is removed. An end of processing of Step 14 removes simultaneously the photoresist 48 which remains inside a beer hall 46, and the 2nd photoresist 52 which remains in the upper part of the 2nd silicon oxide 38 by ashing.

[0040] The above-mentioned etching is performed after the side of the interior of a beer hall 46, i.e., the outcrop of the 1st silicon nitride 32, and the breakthrough (hole by the beer hall 46) of the 2nd silicon nitride 36 has been protected by the photoresist 48. For this reason, in process of etching for the outcrop of the 1st silicon nitride 32 forming a wiring slot as compared with other parts, even when clearly thin, when opening of a beer hall 46 is completed While a beer hall 46 does not run through the 1st silicon nitride 32 at an early stage unfairly, the path of the breakthrough of the 2nd silicon nitride 32, i.e., the path of the upper-limit section of a beer hall 46, is not expanded unfairly. Therefore, according to the manufacture method of this operation form, the wiring element of a dual pellet syn conformation can be formed in the upper part of the lower layer wiring layer 30, without doing damage to the lower layer wiring layer 30.

[0041] By the way, in the above-mentioned operation form, in order to stiffen the photoresist 48 embedded to the interior of a beer hall 46, although Deep UV is irradiated at a photoresist 48, the technique of stiffening a photoresist 48 is not limited to this. For example, a postbake (heating) -- or it is good also as stiffening a photoresist 48 with those combination

[0042] in addition, the above-mentioned operation form -- setting -- the 1st silicon oxide 34 -- the "1st insulator layer" of the claim 1 aforementioned publication -- the 2nd silicon oxide 38 is equivalent to the "2nd insulator layer" of the claim 1 aforementioned publication, and the photoresist 48 is equivalent to the "organic layer" of the claim 1 aforementioned publication on the "etching stopper film" of the claim 1 aforementioned publication for the 2nd silicon nitride 36, respectively

[0043] The form 2 of operation of this invention is explained with reference to form 2. of operation, next drawing 2. Drawing 2 (A) -- drawing 2 (F) show drawing for explaining the manufacture method of the semiconductor device of the form 2 operation of this invention. As shown in drawing 2 (A) or drawing 2 (C), according to the manufacture method of this operation form, a beer hall 46 is formed by performing processing of Steps 1-8 like the case of the form 1 of operation.

[0044] In the manufacture method of this operation form, as shown in drawing 2 (D), after the 1st photoresist 42 is removed, the layer of 2nd BARC50 is simultaneously formed in the interior of (Step 9) a beer hall 46, and the upper part of the 2nd silicon oxide 38 (Step 15). Henceforth, the wiring slot 56 is formed by performing processing of Steps 13 and 14 like the case of the form 1 of operation.

[0045] In the manufacture method of this operation form, it functions in the process of etching for forming the wiring slot 56 as the same protective coat as the photoresist 48 in the form 1 of operation while it functions as an antireflection film, in case 2nd BARC50 carries out patterning of the 2nd photoresist 52. For this reason, according to the manufacture method of this operation form, as compared with the form 1 of operation, the same effect as the case of the form 1 of operation can be acquired at an easy process.

[0046] In addition, in the above-mentioned operation form, 2nd BARC50 is equivalent to the "organic layer" of the claim 1 aforementioned publication.

[0047] The form 3 of operation of this invention is explained with reference to form 3. of operation, next drawing 3. Drawing 3 (A) or drawing 3 (F) shows drawing for explaining the manufacture method of the semiconductor device of this operation form. Although the embedding nature of the organic acid-resisting agent used as a material of 2nd BARC50 is used with the form 2 of operation, it is the same as that of the form 2 of operation except for the point which is inferior as compared with

embedding nature. [of the manufacture method of this operation form]

[0048] That is, by the manufacture method of the form 2 operation, since 2nd BARC50 is formed using the good organic acid-resisting agent of embedding nature, 2nd BARC50 is embedded to the whole interior of a beer hall 46. On the other hand, by the manufacture method of this operation form, since 2nd BARC50 is formed using the bad organic acid-resisting agent of embedding nature, 2nd BARC50 is formed so that only the wall surface of a beer hall 46 may be worn (refer to drawing 3 (D)).

[0049] 2nd BARC50 protects effectively the outcrop of the 1st silicon nitride 32, and near the breakthrough of the 2nd silicon nitride 36 in the process of etching for forming the wiring slot 56, even when being formed so that only the wall surface of a beer hall 46 may be worn. Therefore, the wiring element of a dual pellet syn conformation can be formed in the upper part by the manufacture method of this operation form as well as the case of the forms 1 and 2 of operation, without doing damage to the lower layer wiring layer 30.

[0050] The form 4 of operation of this invention is explained with reference to form 4. of operation, next drawing 4. Drawing 4 (A) - drawing 4 (G) show drawing (left : a cross section, right : plan) for explaining the manufacture method of the semiconductor device of the form 4 operation of this invention. it is shown in drawing 4 (A) -- as -- the manufacture method of this operation form -- setting -- the case of the form 1 of operation -- the same -- processing of Steps 1-5 -- the [the lower layer wiring layer 30, the 1st silicon nitride 32, the 1st silicon oxide 34, the 2nd silicon nitride 36, and] -- the 2 silicon oxide 38 is formed one by one

[0051] this operation form -- setting -- the [the 1st and] -- the 2 silicon oxides 34 and 38 contain 3 - 4% of fluorine. Such a silicon oxide shows a small dielectric constant as compared with what does not contain a fluorine. the [moreover, / the 1st and] -- a ratio with Si₃N₄ film with which 2 silicon nitrides 32 and 36 are widely used for passivation, i.e., silicon, and nitrogen is the film of 3:4 a silicon nitride -- silicon, so that it becomes rich -- an absorption coefficient -- high -- becoming -- nitrogen -- a dielectric constant falls, so that it becomes rich. Like this operation form, according to the silicon nitride with a high nitrogen ratio, while an absorption coefficient is not securable, it can suppress a dielectric constant small. Therefore, according to the structure of this operation form, the wiring capacity of a semiconductor device can be suppressed small enough.

[0052] The high-melting point metal membrane 58 which has about 600-1000Å thickness is formed in the upper part of the 2nd silicon nitride 38 (Step 16). A titanium nitride is used for the high-melting point metal membrane 58 in this operation form. The 1st photoresist 42 is formed in the upper part of the high-melting point metal membrane 58 like the case of the form 1 of operation of photoengraving process (Step 7).

[0053] As for the light which penetrates the 1st photoresist in the case of the photoengraving process of the 1st photoresist 42, the most is reflected by the high-melting point metal membrane 58. for this reason, according to the manufacture method of this operation form, BARC is not formed in the lower part of the 1st photoresist 42 -- being also alike -- not being concerned -- the [moreover, / the 1st and] -- precision can improve the 1st photoresist 42 patterning, without being influenced by the halation and the optical path difference of the reflected light although the absorption coefficient of 2 silicon nitrides 32 and 36 is comparatively small

[0054] As shown in drawing 4 (B), the high-melting point metal membrane 58 exposed to the opening 44 of the 1st photoresist 42 is removed by etching (Step 17). Subsequently, as shown in drawing 4 (C), by performing processing of Steps 8-11 like the case of the gestalt 1 of operation, a beer hall 46 is formed and a photoresist 48 (organic layer) is further formed in the interior.

[0055] An end of processing (removal of the 1st photoresist 42) of Step 11 forms [next] the 2nd photoresist 52 in the upper part of the high-melting point metal membrane 58 by performing processing of Step 13. As for the light which penetrates the interior in the case of the photoengraving process of the 2nd photoresist 52, the most is reflected by the high-melting point metal membrane 58 like the case of the photoengraving process of the 1st photoresist 42. For this reason, [0056] which precision can improve the 2nd photoresist 52 patterning, without according to the manufacture method of this operation gestalt being influenced by the halation and the optical path difference of the reflected light in spite of not forming BARC in the lower part of the 2nd photoresist 52. By the manufacture method of this operation gestalt next, as shown in drawing 4 (E), the high-melting point metal membrane 58 exposed to the opening 54 of the 2nd photoresist 52 is removed by etching (Step 18).

[0057] Subsequently, as shown in drawing 4 (F), the wiring slot 56 is formed of processing of Step 14 like the case of the gestalt 1 of operation. Etching for forming the wiring slot 56 is performed after the outcrop of the 1st silicon nitride 32 and near the breakthrough of the 2nd silicon nitride 36 have been protected by the photoresist 48. For this reason, according to the manufacture method of this operation gestalt, the wiring element of a dual pellet syn conformation can be formed in the upper part with a sufficient precision like the case of the gestalt 1 of operation, without doing an injury to the lower layer wiring layer 30.

[0058] The wiring slot 56 is formed, and further, if 2nd photoresist 52 grade is removed by ashing, as shown in drawing 4 (G), the high-melting point metal membrane 58 will be removed from the upper part of the 2nd silicon oxide 38 by wet etching (Step 19). After the above-mentioned processing is completed, desired structure can be acquired like the case where it is the gestalt 1 of operation.

[0059] Drawing 5 (A) and drawing 5 (B) show the cross section and plan of a semiconductor device which are manufactured by the manufacture method of this operation gestalt, and the method contrasted. More specifically, drawing 5 (A) and drawing 5 (B) show the state of realizing when the 2nd photoresist 52 is formed without forming the high-melting point metal membrane 58 in the upper part of the 2nd silicon oxide 38.

[0060] Drawing 6 shows the relation between the reflection factor obtained when light (i line) is irradiated from the upper part of the 2nd silicon oxide 38 to the structure shown in drawing 5, and the thickness of a layer insulation film (32 - 38 grade). Moreover, drawing 7 shows the relation between the reflection factor obtained when light (i line) is irradiated from the upper part of the high-melting point metal membrane 58 to the structure (structure of this operation gestalt) shown in drawing 4, and the thickness of a layer insulation film.

[0061] When the high-melting point metal membrane 58 is not formed in the front face of the 2nd silicon oxide 38, the light irradiated towards the semiconductor device penetrates a layer insulation film, and is reflected in a silicon substrate or the lower layer wiring layer 30. In this case, the optical path length of the reflected light changes according to the thickness of a layer insulation film, consequently the interference state of an incident light and the reflected light changes. In this case, the reflection factor of light is changed according to the thickness of a layer insulation film, as shown in drawing 6. For this

of the above is exposed so that the layer of the aforementioned refractory metal may remain the aforementioned base-metal film only to a wrap predetermined field.

[0023] The step which invention according to claim 8 is the manufacture method of the semiconductor device of four a claim 1 or given in any 1 term, and forms the aforementioned lower layer wiring layer The step which forms the slot for lower layer wiring in the 0th insulator layer, and the step which embeds base-metal material after forming a refractory metal into the aforementioned slot for lower layer wiring. It is characterized by having the step which forms in the upper part of the aforementioned base-metal material the silicon nitride which has the absorption coefficient of 0.5-1.0.

[0024] After embedding base-metal material into the aforementioned slot for lower layer wiring, while invention according to claim 9 is the manufacture method of a semiconductor device according to claim 8, and having the step which carries out flattening of the front face of the 0th insulator layer of the above, and the front face of the aforementioned base-metal material The step at which the step which forms the aforementioned silicon nitride forms in the upper part of the aforementioned silicon substrate and the aforementioned base-metal material the layer of the silicon nitride which has the absorption coefficient of 0.5-1.0. It is characterized by having the step which etches so that the layer of the aforementioned silicon nitride may remain the aforementioned base-metal film only to a wrap predetermined field.

[0025] Invention according to claim 10 is the manufacture method of a semiconductor device according to claim 8. After embedding base-metal material into the aforementioned slot for lower layer wiring, while having the step to which only predetermined length hollows the front face of the aforementioned base-metal material as compared with the front face of the 0th insulator layer of the above The step which forms the layer of a silicon nitride in the upper part of the aforementioned silicon substrate and the aforementioned base-metal material after the step which forms the aforementioned silicon nitride hollows the front face of the aforementioned base-metal material. It is characterized by having the step which removes the layer of the aforementioned silicon nitride until the front face of the 0th insulator layer of the above is exposed so that the layer of the aforementioned silicon nitride may remain the aforementioned base-metal film only to a wrap predetermined field.

[0026] Invention according to claim 11 is the manufacture method of the semiconductor device of ten a claim 1 or given in any 1 term, and the aforementioned etching stopper film is characterized by including the silicon nitride which has the absorption coefficient of 0.5-1.0.

[0027] The step which invention according to claim 12 is the manufacture method of the semiconductor device of 11 a claim 1 or given in any 1 term, and forms the high-melting point metal membrane for acid resisting in the upper part of the 2nd insulator layer of the above before carrying out opening of the aforementioned beer hall. After the aforementioned wiring slot is formed, the step which is equipped with the step which removes the aforementioned high-melting point metal membrane for acid resisting which remains in the upper part of the 2nd insulator layer of the above, and carries out opening of the aforementioned beer hall The step which forms the aforementioned wiring slot is characterized by including the step which removes the part corresponding to the aforementioned wiring slot of the aforementioned high-melting point metal membrane for acid resisting including the step which removes the part corresponding to the aforementioned beer hall of the aforementioned high-melting point metal membrane for acid resisting.

[0028] Invention according to claim 13 is the manufacture method of the semiconductor device of 11 a claim 1 or given in any 1 term. The step which forms in the upper part of the 2nd insulator layer of the above the silicon nitride for acid resisting which has the absorption coefficient of 0.5-1.0 before carrying out opening of the aforementioned beer hall. After the aforementioned wiring slot is formed, the step which is equipped with the step which removes the aforementioned silicon nitride for acid resisting which remains in the upper part of the 2nd insulator layer of the above, and carries out opening of the aforementioned beer hall The step which forms the aforementioned wiring slot is characterized by including the step which removes the part corresponding to the aforementioned wiring slot of the aforementioned silicon nitride for acid resisting including the step which removes the part corresponding to the aforementioned beer hall of the aforementioned silicon nitride for acid resisting.

[0029] The step which invention according to claim 14 is the manufacture method of the semiconductor device of 11 a claim 1 or given in any 1 term, and carries out opening of the aforementioned beer hall The step which forms the 1st organic antireflection film in the upper part of the 2nd insulator layer of the above. The step which forms the aforementioned wiring slot in the part corresponding to the aforementioned beer hall at the upper part of the aforementioned 1st organic antireflection film including the step which forms the 1st photoresist film which has opening It is characterized by including the step which forms the 2nd photoresist film which has opening to the part corresponding to the aforementioned wiring slot at the step which forms the 2nd organic antireflection film in the upper part of the 2nd insulator layer of the above, and the upper part of the aforementioned 2nd organic antireflection film.

[0030]

[Embodiments of the Invention] Hereafter, the gestalt of implementation of this invention is explained with reference to a drawing. In addition, the explanation which gives the same sign to the element which is common in each drawing, and overlaps is omitted.

[0031] Gestalt 1. drawing 1 (A) of operation - drawing 1 (F) show drawing for explaining the manufacture method of the semiconductor device of the gestalt 1 operation of this invention. As shown in drawing 1 (A), in the manufacture method of this operation gestalt, the lower layer wiring layer 30 is first formed into the lower layer wiring slot (not shown) established in the silicon substrate (Step 1). The lower layer wiring layer 30 has 13000Å thickness, and copper is formed as base-metal material.

[0032] Next, the 2nd silicon nitride 36 (Step 4) which has the thickness of the 34 (Step 3) or 3600Å of the 1st silicon oxide which has the thickness of the 32 (Step 2) or 12000Å of the 1st silicon nitrides which have 600Å thickness, and the 2nd silicon oxide 38 (Step 5) which has 13000Å are formed one by one on the lower layer wiring layer 30.

[0033] As shown in drawing 1 (B), the 1st organic antireflection film 40 ("1st BARC40": Bottom Anti-Reflective Coating is called hereafter) which consists of well-known organic acid-resisting material is applied to the upper part of the 2nd silicon oxide 38 (Step 6). On 1st BARC40, the 1st photoresist 42 is formed of photoengraving process (Step 7). The 1st photoresist 42 equips with opening 44 the position which should form a beer hall.

[0034] In the case of patterning of the 1st photoresist 42, on the 1st photoresist 42, where a mask is piled up, light is irradiated towards the 1st photoresist 42. The great portion of light which passed the 1st photoresist 42 is made the reflected light by 1st BARC40. In this case, it is not concerned with the variation in the thickness of a layer insulation film, but the optical path length of the reflected light becomes fixed, and the interference state of the direct light and the

reason, when the high-melting point metal membrane 58 is not formed in the front face of the 2nd silicon oxide 38, the sensitization state of the 2nd photoresist 52 tends to be influenced of the variation in the thickness of a layer insulation film.

[0062] Furthermore, when the high-melting point metal membrane 58 is not formed in the front face of the 2nd silicon oxide 38, the strong reflected light occurs in the lower layer wiring layer 30, and in case it is the photoengraving process of the 2nd photoresist 52, the halation by the reflected light arises. For this reason, when the high-melting point metal membrane 58 is not formed, as shown in drawing 5 (B), it is easy to produce a pattern error in the opening 44 of the 2nd photoresist 52.

[0063] On the other hand, even if the thickness of a layer insulation film (32 - 38 grade) changes as shown in drawing 7 since the light irradiated towards the semiconductor device is reflected by the high-melting point metal membrane 58 when the high-melting point metal membrane 58 is formed in the front face of the 2nd silicon oxide 38, the reflection factor of light is maintained at about 1 constant value. Furthermore, since irradiation light does not reach the lower layer wiring layer 10 in this case, the problem of halation does not arise. For this reason, according to the manufacture method of this operation gestalt, as shown in drawing 4 (D) etc., the 2nd photoresist 52 can be formed with a sufficient precision.

[0064] Thus, in the manufacture method of this operation gestalt, the high-melting point metal membrane 58 formed in the front face of the 2nd silicon oxide 38 functions as ARC which prevents generating of the reflected light leading to a pattern error. Moreover, unlike the gestalt 1 of operation, or the case of 3, whenever it forms the 1st and 2nd photoresists 42 and 52, it is not necessary according to using the high-melting point metal membrane 58 as ARC, to form ARC. For this reason, according to the manufacture method of this operation gestalt, the semiconductor device which has an advanced configuration precision at an easy process can be manufactured.

[0065] In addition, in the above-mentioned operation gestalt, the high-melting point metal membrane 58 is equivalent to the "high-melting point metal membrane for acid resisting" of the claim 12 aforementioned publication.

[0066] The gestalt 5 of operation, next operation of this invention is explained. The manufacture method of the semiconductor device of this operation gestalt is realized because a ratio with the silicon nitride which has the absorption coefficient of 0.5-1.0, i.e., silicon, and nitrogen uses the high-melting point metal membrane 58 in the manufacture method of the gestalt 4 operation as the SiN film of 1:1. According to the above-mentioned silicon nitride, it functions as ARC on the 2nd silicon oxide 38 like the case of the high-melting point metal membrane 58. For this reason, the semiconductor device which was excellent in the dimensional accuracy can be formed by the manufacture method of this operation gestalt as well as the case of the gestalt 4 of operation.

[0067] Moreover, unlike the high-melting point metal membrane 58, a silicon nitride is an insulator layer. Therefore, it is not necessary to necessarily remove the silicon nitride formed on the 2nd silicon oxide 38. For this reason, according to the manufacture method of this operation gestalt, as compared with the manufacture method of the gestalt 4 operation, simplification of the further process is possible.

[0068] In addition, in the above-mentioned operation gestalt, the silicon nitride (SiN film) formed on the 2nd silicon oxide is equivalent to the "silicon nitride for acid resisting" of the claim 13 aforementioned publication.

[0069] The gestalt 6 of operation of this invention is explained with reference to gestalt 6. of operation, next drawing 8. Drawing 8 (A) or drawing 8 (H) shows drawing for explaining the principal part of the manufacture method of the semiconductor device of this operation gestalt.

[0070] As shown in drawing 8 (A), by the manufacture method of this operation gestalt, the silicon oxide 62 which has 13000Å thickness is first formed of CVD on the silicon nitride 60 which has 600Å thickness (Step 20).

[0071] Next, as shown in drawing 8 (B), patterning of the slot 64 for lower layer wiring is carried out to a silicon oxide 62 by photoengraving process and anisotropic etching (Step 21).

[0072] As shown in drawing 8 (C), the high-melting point metal membrane 66 which has about 500-1000Å thickness is formed in the upper part of a silicon oxide 62, and the interior of the slot 64 for lower layer wiring of a spatter or CVD (Step 22). The high-melting point metal membrane 66 is formed of titanium, the titanium nitride, the tantalum, or the tantalum nitride.

[0073] As shown in drawing 8 (D), the base-metal material 68 which has 15000-20000Å thickness is formed in the upper part (the interior of the slot 64 for lower layer wiring is included) of the high-melting point metal membrane 66 of a spatter, CVD, plating, or those combination (Step 23). In this operation gestalt, the base-metal material 68 is formed with copper.

[0074] it is shown in drawing 8 (E) -- as -- the base-metal material 68 and a refractory metal 66 -- the CMP method -- or flattening of the front face of the base-metal material 68 and the front face of a silicon oxide 62 is carried out by the technique of whole surface etchback (Step 24)

[0075] As shown in drawing 8 (F), the high-melting point metal membrane 70 which has about 100-1000Å thickness is formed in the upper part of the silicon oxide 62 by which flattening was carried out, and the base-metal material 68 by making titanium deposit by the same technique as the case of Step 22 (Step 25).

[0076] As shown in drawing 8 (G), if it is a pile, the portion which any of the base-metal material 68 and the high-melting point metal membrane 66 do not have among the high-melting point metal membranes 70 is removed by photoengraving process and etching (Step 26). By performing the above-mentioned processing, only the portion corresponding to the slot 64 for lower layer wiring in a refractory metal 70 remains. Consequently, the lower layer wiring layer 30 is formed of the base-metal material 68 and the high-melting point metal membranes 66 and 70. In addition, in processing of Step 26, photoengraving process is performed using the mask (reticle) used for patterning (step 21 reference) of the slot 64 for lower layer wiring, and the photoresist used on that occasion and the photoresist which has reverse polarity (a negative or positive).

[0077] As shown in drawing 8 (H), the 1st silicon oxide 34, the 2nd silicon nitride 36, and the 2nd silicon oxide 38 are formed in the upper part of a silicon oxide 62 and the lower layer wiring layer 30 one by one by performing processing of Steps 3-5 like the gestalt 1 of operation, or the case of 5. Henceforth, the wiring element of a dual pellet syn conformation is formed in the upper part of the lower layer wiring layer 30 by performing processing to approximate like any [the gestalt 1 of operation, or] of 5 they are.

[0078] In the manufacture method of this operation gestalt, the wrap refractory-metal material 70 functions as ARC which prevents the halation according the base-metal material 68 of the lower layer wiring layer 30 to the reflected light in the case of the photoengraving process of the 1st or 2nd photoresist 42 and 52. moreover, the silicon with which the 2nd silicon nitride 36 has the absorption coefficient of 0.5-1.0 in this operation gestalt -- it is formed by the rich nitride More

[0092] Henceforth, desired composition is realized by performing the form 6 of operation mentioned above, or the same processing as the case of 8. In the manufacture method of this operation form, the 1st silicon nitride 32 functions as ARC, a barrier layer, and an etching stopper film like the case of the form 8 (refer to drawing 10) of operation. For this reason, according to the manufacture method of this operation form, the semiconductor device which has the dimensional accuracy excellent in the easy process can be manufactured.

[0093] According to the manufacture method of this operation form, as compared with the case of the form 8 of operation, residual area of the 1st silicon nitride 32 can be made small. The wiring capacity of a semiconductor device becomes so little that the area of a silicon nitride is small. Therefore, according to the manufacture method of this operation form, the small semiconductor device of wiring resistance can be manufactured as compared with the case of the form 8 of operation.

[0094] The form 7 of operation of this invention is explained with reference to form 10. of operation, next drawing 12. Drawing 12 (A) - drawing 12 (E) show drawing for explaining the principal part of the manufacture method of the semiconductor device of this operation form.

[0095] Drawing 12 (A) shows the same state as drawing 8 (E) in the form 6 of operation. By the manufacture method of this operation form, the state of drawing 12 (A) is formed by performing processing of Steps 20-24 like the case of the form 6 of operation. As shown in drawing 12 (B), by the manufacture method of this operation form next, processing of Step 27 is performed like the case of the form 7 (refer to drawing 9) of operation. Consequently, as compared with the front face of a silicon oxide 62, about 100-1000Å of front faces of the base-metal material 68 is made low by over etching or over etching.

[0096] The 1st silicon nitride 32 is formed on over etching or the silicon oxide 62 by which exaggerated polishing was carried out, and the base-metal material 68 (Step 2). the silicon which has the absorption coefficient of 0.5-1.0 in the 1st silicon nitride 32 in this operation form like the case of the forms 8 or 9 (drawing 10 and 11 references) of operation -- the SiN film of 1:1 is used for a ratio with a rich film, i.e., silicon, and nitrogen (drawing 12 (C))

[0097] It is removed by the whole surface etchback method or the CMP method until the front face and front face of a silicon oxide 62 become flat [the 1st silicon nitride 32], as shown in drawing 12 (D) (Step 30). By performing the above-mentioned processing, the lower layer wiring layer 30 is formed into a silicon oxide 62.

[0098] Henceforth, desired composition is realized by performing the form 6 of operation mentioned above, or the same processing as the case of 9. In the manufacture method of this operation form, the 1st silicon nitride 32 functions as ARC, barrier metal, and an etching stopper film like the case of the forms 8 and 9 (drawing 10 and 11 references) of operation. For this reason, according to the manufacture method of this operation form, the semiconductor device which has the dimensional accuracy excellent in the easy process can be manufactured.

[0099] Moreover, according to the manufacture method of this operation form, while being able to make small residual area of the 1st silicon oxide 32, flattening of the front face of the 1st silicon oxide 32 and the front face of a silicon oxide 62 can be carried out. For this reason, according to the manufacture method of this operation form, while manufacturing a semiconductor device with a small wiring capacity, a highly precise wiring element can be easily formed on the lower layer wiring layer 30.

[0100]

[Effect of the Invention] Since this invention is constituted as explained above, an effect as taken below is done so.

According to invention according to claim 1, after an organic layer is formed in the interior of a beer hall, etching for forming a wiring slot is performed. In this case, since an organic layer serves as a protective coat, a lower layer wiring layer does not receive an injury by etching for forming a wiring slot.

[0101] According to invention according to claim 2, the organic layer is formed to the upper part of an etching stopper film. In this case, in the process of etching for forming a wiring slot, the breakthrough (hole by the beer hall) of an etching stopper layer is protected by the organic layer. Therefore, according to this invention, the injury on the lower layer wiring layer by the path of the upper limit of a beer hall being expanded can be prevented.

[0102] According to invention according to claim 3, an organic layer can be formed at an easy process by using a photoresist.

[0103] According to invention according to claim 4, an organic layer can be formed at an easy process by using an organic acid-resisting agent. Moreover, in forming an organic antireflection film on the 2nd insulator layer, in case it forms an organic antireflection film according to this invention, it can serve with the process and an organic layer can be formed easily.

[0104] According to invention according to claim 5, the base-metal material of a lower layer wiring layer can be covered by the high-melting point metal membrane. According to the high-melting point metal membrane, the halation of the reflected light can be prevented. Therefore, according to this invention, patterning of the photoresist can be carried out by the outstanding dimensional accuracy, without being influenced by halation in the case of photoengraving process.

[0105] According to invention according to claim 6, a wrap high-melting point metal membrane can be formed only for the upper surface of the base-metal material of a lower layer wiring layer at an easy process.

[0106] According to invention according to claim 7, a wrap high-melting point metal membrane can be formed in the interior of the slot for lower layer wiring only for the upper surface of the base-metal material of a lower layer wiring layer at an easy process. In this case, since the width of face of a high-melting point metal membrane does not overflow the width of face of a lower layer wiring layer, the short margin between wiring elements can be made small. Moreover, since the front face of a high-melting point metal membrane and the front face of a silicon substrate become flat, the wiring element formed in the upper part of a lower layer wiring layer can be easily formed with a sufficient precision.

[0107] According to invention according to claim 8, the base-metal material of a lower layer wiring layer can be covered by the silicon nitride which has the absorption coefficient of 0.5-1.0. According to the above-mentioned silicon nitride, the halation of the reflected light can be prevented. Therefore, according to this invention, patterning of the photoresist can be carried out by the outstanding dimensional accuracy, without being influenced by halation in the case of photoengraving process.

[0108] According to invention according to claim 9, the silicon nitride which has the absorption coefficient of 0.5-1.0 can be formed at an easy process so that only the upper surface of the base-metal material of a lower layer wiring layer may be worn. Therefore, wiring capacity can be suppressed small, realizing the function to prevent halation according to this invention.

[0109] According to invention according to claim 10, the silicon nitride which has the absorption coefficient of 0.5-1.0 can be formed in the interior of the slot for lower layer wiring at an easy process so that only the upper surface of the base-metal material of a lower layer wiring layer may be worn. In this case, since the front face of a silicon nitride and the front face of

a silicon substrate become flat, the wiring element formed in the upper part of a lower layer wiring layer can be easily formed with a sufficient precision.

[0110] According to invention according to claim 11, the etching stopper film which functions as a stopper film in the case of etching of a wiring slot is formed by the silicon nitride which has the absorption coefficient of 0.5–1.0. In this case, since the amount of transparency of light is suppressed with an etching stopper film, the influence of halation is further mitigable.

[0111] According to invention according to claim 12, the high-melting point metal membrane for acid resisting is formed in the front face of the 2nd insulator layer. In this case, since light is efficiently reflected on the front face of the high-melting point metal membrane for acid resisting, the optical path difference does not arise in the reflected light. Therefore, according to this invention, precision can improve a photoresist extremely patterning.

[0112] According to invention according to claim 13, the silicon nitride for acid resisting which has the absorption coefficient of 0.5–1.0 is formed in the front face of the 2nd insulator layer. In this case, since light is efficiently reflected on the front face of the silicon nitride for acid resisting, the optical path difference does not arise in the reflected light. Therefore, according to this invention, precision can improve a photoresist extremely patterning.

[0113] According to invention according to claim 14, where an organic antireflection film is formed between the 2nd insulator layer and a photoresist, sensitization processing of a photoresist is performed. In this case, since the light irradiated by the photoresist is efficiently reflected on the front face of an organic antireflection film, the optical path difference does not arise in the reflected light. Therefore, according to this invention, precision can improve a photoresist extremely patterning.

[Translation done.]

specifically, the ratio of silicon and nitrogen is formed of SiN of 1:1. According to such a 2nd silicon nitride 36, transparency of irradiation light can be effectively prevented in the case of the photoengraving process of the 1st or 2nd photoresist 42 and 52, and the halation by the reflected light can be prevented effectively.

[0079] In the gestalt 1 of operation, or 5, in order to prevent aggravation of the pattern precision resulting from the halation of the reflected light etc., the organic antireflection film, the high-melting point metal membrane, etc. are formed on the 2nd silicon oxide 38. However, in the manufacture method of this operation gestalt, the function of ARC can be filled like the above by the high-melting point metal membrane 70 and the 2nd silicon nitride 36 of the lower layer wiring layer 30. For this reason, in the manufacture method of this operation gestalt, even if it omits ARC of the upper part of the 2nd silicon oxide 38, the error of the pattern precision resulting from the reflected light can be suppressed effectively, and the semiconductor device which has a highly precise dimensional accuracy can be manufactured.

[0080] Moreover, in addition to the wrap high-melting point metal membrane 70 functioning the base-metal material 68 as ARC, in the manufacture method of this operation gestalt, it functions also as oxidization of the base-metal material 68 (copper), and a barrier metal which prevents diffusion. Furthermore, in case the high-melting point metal membrane 70 etches the 1st silicon oxide 34, it functions also as a stopper film which stops advance of the etching. For this reason, according to the manufacture method of this operation gestalt, it is not necessary to form the 1st silicon nitride 32 needed by the gestalt 1 of operation, or 5 on the lower layer wiring layer 30. If the 1st silicon nitride 32 is omissible, the dielectric constant of a layer insulation film will fall and wiring capacity will fall. Therefore, according to the manufacture method of this operation gestalt, as compared with the gestalt 1 of operation, or the case of 5, a semiconductor device with a small wiring capacity can be manufactured.

[0081] The gestalt 7 of operation of this invention is explained with reference to gestalt 7. of operation, next drawing 9. Drawing 9 (A) - drawing 9 (E) show drawing for explaining the principal part of the manufacture method of the semiconductor device of this operation gestalt.

[0082] Drawing 9 (A) shows the same state as drawing 8 (E) in the gestalt 6 of operation. By the manufacture method of this operation gestalt, the state of drawing 9 (A) is formed by performing processing of Steps 20-24 like the case of the gestalt 6 of operation. As shown in drawing 9 (B), by the manufacture method of this operation gestalt, over etching or exaggerated polishing is performed so that about 100-1000Å of front faces of the base-metal material 68 may become low as compared with the front face of a silicon oxide 62 (Step 27).

[0083] On over etching or the silicon oxide 62 by which exaggerated polishing was carried out, and the base-metal material 68, the about 100-1000Å high-melting point metal membrane 70 is formed by the same technique as Step 25 of the gestalt 8 of operation (drawing 9 (C)).

[0084] It is removed by the whole surface etchback method or the CMP method until the front face and front face of a silicon oxide 62 become flat [the high-melting point metal membrane 70], as shown in drawing 9 (D) (Step 28). By performing the above-mentioned processing, the lower layer wiring layer 30 is formed into a silicon oxide 62.

[0085] Henceforth, desired composition is realized by performing the same processing as the case of the gestalt 6 of operation mentioned above. In the manufacture method of this operation gestalt, the high-melting point metal membrane 70 of the lower layer wiring layer 30 functions as ARC, barrier metal, and an etching stopper film like the case of the gestalt 6 of operation. For this reason, the semiconductor device which has the dimensional accuracy which was excellent in the easy process like the case of the gestalt 6 of operation also by the manufacture method of this operation gestalt can be manufactured. Moreover, according to the manufacture method of this operation gestalt, flattening of the front face of the lower layer wiring layer 30 and the front face of a silicon oxide 62 can be carried out. For this reason, according to the manufacture method of this operation gestalt, as compared with the case of the gestalt 6 of operation, a wiring element can be formed with a sufficient precision on the lower layer wiring layer 30 still more easily.

[0086] The gestalt 7 of operation of this invention is explained with reference to gestalt 8. of operation, next drawing 10. Drawing 10 (A) - drawing 10 (C) show drawing for explaining the principal part of the manufacture method of the semiconductor device of this operation gestalt.

[0087] Drawing 10 (A) shows the same state as drawing 8 (E) in the gestalt 6 of operation. By the manufacture method of this operation gestalt, the state of drawing 10 (A) is formed by performing processing of Steps 20-24 like the case of the gestalt 6 of operation. As shown in drawing 10 (B), the 1st silicon nitride 32 is formed in the upper part of a silicon oxide 62 and the base-metal material 68 by the manufacture method of this operation gestalt (Step 2). the silicon which has the absorption coefficient of 0.5-1.0 in the 1st silicon nitride 32 in this operation gestalt -- a ratio with a rich film, i.e., silicon, and nitrogen is the SiN film of 1:1

[0088] After the 1st silicon nitride 32 is formed, desired composition is realized by performing the same processing as the case where they are the gestalten 6 and 7 of operation mentioned above. In the manufacture method of this operation gestalt, the 1st silicon nitride 32 functions as ARC, a barrier layer, and an etching stopper film like the high-melting point metal membrane 70 in the gestalten 6 or 7 of operation. For this reason, according to the manufacture method of this operation gestalt, the semiconductor device which has the dimensional accuracy excellent in the easy process can be manufactured.

[0089] The form 7 of operation of this invention is explained with reference to form 9. of operation, next drawing 11. Drawing 11 (A) - drawing 11 (C) show drawing for explaining the principal part of the manufacture method of the semiconductor device of this operation form.

[0090] Drawing 11 (A) shows the same state as drawing 8 (E) in the form 6 of operation. By the manufacture method of this operation form, the state of drawing 11 (A) is formed by performing processing of Steps 20-24 like the case of the form 6 of operation. As shown in drawing 11 (B), the 1st silicon nitride 32 is formed in the upper part of a silicon oxide 62 and the base-metal material 68 by the manufacture method of this operation form (Step 2). the silicon which has the absorption coefficient of 0.5-1.0 like the case of the form 8 (refer to drawing 10) of operation in the 1st silicon nitride 32 in this operation form -- the SiN film of 1:1 is used for a ratio with a rich film, i.e., silicon, and nitrogen

[0091] As shown in drawing 11 (C), if it is a pile, the portion which any of the base-metal material 68 and the high-melting point metal membrane 66 do not have among the 1st silicon nitrides 32 is removed by photoengraving process and etching (Step 29). By performing the above-mentioned processing, only the portion corresponding to the slot 64 for lower layer wiring in the 1st silicon nitride 32 remains. In addition, in processing of Step 29, photoengraving process is performed using the mask (reticle) used for patterning (step 21 reference) of the slot 64 for lower layer wiring, and the photoresist used on that occasion and the photoresist which has reverse polarity (a negative or positive).

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is drawing for explaining the manufacture method of the semiconductor device of the gestalt 1 operation of this invention.

[Drawing 2] It is drawing for explaining the manufacture method of the semiconductor device of the gestalt 2 operation of this invention.

[Drawing 3] It is drawing for explaining the manufacture method of the semiconductor device of the gestalt 3 operation of this invention.

[Drawing 4] It is drawing for explaining the manufacture method of the semiconductor device of the gestalt 4 operation of this invention.

[Drawing 5] It is drawing for explaining the state where it is obtained when the high-melting point metal membrane for acid resisting is not used.

[Drawing 6] It is drawing showing the relation of the thickness of a layer insulation film and a reflective film in case the high-melting point metal membrane for acid resisting is not used.

[Drawing 7] It is drawing showing the relation of the thickness of a layer insulation film and a reflective film in case the high-melting point metal membrane for acid resisting is used.

[Drawing 8] It is drawing for explaining the principal part of the manufacture method of the semiconductor device of the gestalt 6 of operation of this invention.

[Drawing 9] It is drawing for explaining the principal part of the manufacture method of the semiconductor device of the gestalt 7 of operation of this invention.

[Drawing 10] It is drawing for explaining the principal part of the manufacture method of the semiconductor device of the gestalt 8 of operation of this invention.

[Drawing 11] It is drawing for explaining the principal part of the manufacture method of the semiconductor device of the gestalt 9 of operation of this invention.

[Drawing 12] It is drawing for explaining the principal part of the manufacture method of the semiconductor device of the gestalt 10 of operation of this invention.

[Drawing 13] It is drawing for explaining the principal part of the manufacture method of the conventional semiconductor device.

[Drawing 14] It is drawing for explaining the trouble of the manufacture method of the conventional semiconductor device.


[Description of Notations]

30 Lower Layer Wiring Layer 32 1st Silicon Nitride 34 1st Silicon Oxide, 36 The 2nd silicon nitride 38 The 2nd silicon oxide, 40 The 1st organic antireflection film (the 1st BARC) 42 The 1st photoresist, 46 Beer hall 48 Photoresist 50 The 2nd organic antireflection film (the 2nd BARC), 52 The 2nd photoresist 56 A wiring slot, 58; 70 High-melting point metal membrane 64 Slot for lower layer wiring 68 Base-metal material.

[Translation done.]

(43) 公開日 平成12年5月30日(2000.5.30)
 ドロシ線に、メタルの底散防止膜を形成するステップ
 前記シリコン基板および前記金属層材の上部に高融点金

最終頁に続く

[illegible]

破のみに残存するように、前記第0絶縁膜の表面が露出するまで前記シリコン酸化膜の層を除去するステップと、

を備えることを特徴とする請求項8記載の半導体装置の製造方法

【請求項11】 前記エッチングステップは、0.5〜1.0の傾斜係数を有するシリコン酸化膜を含むことを特徴とする請求項1乃至10の何れか1項記載の半導体装置の製造方法

【請求項12】 前記ビアホールを開く前に、前記第2絶縁膜の上部に反射防止用高熔点金属膜を形成するステップと、

前記高熔点金属膜が形成された後に、前記第2絶縁膜の上部に、残存する前記反射防止用高熔点金属膜を除去するステップとを備え、

前記ビアホールを開くステップは、前記反射防止用高熔点金属膜の、前記ビアホールに対応する部位を除去するステップを含む、

前記高熔点金属膜を形成するステップは、前記反射防止用高熔点金属膜の、前記高熔点金属膜を除去するステップを含むことを特徴とする請求項1乃至11の何れか1項記載の半導体装置の製造方法

【請求項13】 前記ビアホールを開く前に、前記第2絶縁膜の上部に0.5〜1.0の傾斜係数を有する反射防止用シリコン酸化膜を形成するステップと、前記高熔点金属膜が形成された後に、前記第2絶縁膜の上部に、残存する前記反射防止用シリコン酸化膜を除去するステップとを備え、

前記ビアホールを開くステップは、前記反射防止用シリコン酸化膜の、前記ビアホールに対応する部位を除去するステップを含む、

前記高熔点金属膜を形成するステップは、前記反射防止用シリコン酸化膜の、前記高熔点金属膜を除去するステップを含むことを特徴とする請求項1乃至11の何れか1項記載の半導体装置の製造方法

【請求項14】 前記ビアホールを開くステップは、前記第2絶縁膜の上部に第1有機反射防止膜を形成するステップと、前記第1有機反射防止膜の上部に、前記ビアホールを開くステップは、前記第1有機反射防止膜の、前記ビアホールに対応する部位を除去するステップを含む、

前記高熔点金属膜を形成するステップは、前記第2絶縁膜の上部に第2有機反射防止膜を形成するステップと、

前記第2有機反射防止膜の上部に、前記高熔点金属膜を形成するステップを含むことを特徴とする請求項1乃至11の何れか1項記載の半導体装置の製造方法

【発明の詳細な説明】

【0001】

【発明の属する技術分野】 本発明は、半導体装置の製造方法に係り、特に、下層配線層の上部にデュアルタマシン構造の配線要素を備える半導体装置の製造方法に関する

【0002】

【従来の技術】 半導体装置の配線材料としては、銅などの低抵抗の小さな材料が用いられることが多く、半導体装置の配線要素には、銅を用いた多層配線に、デュアルタマシン構造、すなわち、層間絶縁膜にビアホールと配線溝とを形成した後に、それらに金属を埋め込んで配線を形成する構造が用いられる

【0003】 図13 (A)〜図13 (C) は、デュアルタマシン構造の配線要素を有する従来の半導体装置の製造方法を説明するための図を示す。従来の製造方法において、下層配線層10は、シリコン基板10の所定部位に溝エッチングステップ11および第0絶縁膜を形成した後、

写真製版およびエッチングにより、図13 (A)に示されるように、下層配線層10の上部に、第1シリコン酸化膜(Si₃N₄) 12、第1シリコン酸化膜14、第2シリコン酸化膜(Si₃N₄) 16、第2シリコン酸化膜18の上部に、ビアホール19に対応する部位に開口部を有する第1フォトリソレジスト20が形成される

【0004】 次に、第1フォトリソレジスト20をマスクとして、ビアホール19を開くための異方性ドライエッチングが行われる。上記のエッチングは、ビアホール19の内部に第1シリコン酸化膜12が露出するまで行われる(図13 (A))。エッチングの過程において、

第1シリコン酸化膜12は、エッチングの進行を止めるストップ層として機能する

【0005】 ビアホール19を開くためのエッチングが終了すると、第2シリコン酸化膜18の上部から第1フォトリソレジスト20が除去され、代わりに、配線溝に相当する部位に開口部を有する第2フォトリソレジスト22が形成される(図13 (B))

【0006】 次に、第2フォトリソレジスト22をマスクとして、配線溝24を開くための異方性ドライエッチングが行われる(図13 (C))。上記のエッチングは、先ず、シリコン酸化膜と、シリコン酸化膜に対して大きな速度で除去される条件で行われる。この際、第1および第2シリコン酸化膜12、16は、共にエッチングの進行を止めるためのストップ層として用いられる。次に、配線溝24の内部に露出した第2シリコン酸化膜16、および、ビアホール19の内部に露出している第1シリコン酸化膜12を除去するためのエッチングが行われる。これらの処理が完了すると、下層配線層10の表面を露出させるビアホール19と、ビアホール19と通じる配線溝24とが形成される

【0007】

【発明が解決しようとする課題】 しかし、第1シリコン酸化膜12は、配線溝24を形成するためのエッチングの途中で、ビアホール19の底部において常にエッチャントにさらされる(以下、その部分を「露出部」と称す)。また、その露出部は、製造条件のバラツキ等によって、ビアホール19を開くためのエッチングの過程で多量にエッチングされることがある。このような状態で、配線溝24を開くためのエッチングの過程で、ビアホール19が第1シリコン酸化膜12を突き抜け、下層配線層10の表面が露出することがある。この場合、以後エッチングが継続されることにより、図13 (C)に示す如く、下層配線層10に損傷が生ずる

【0008】 また、従来の製造方法において、配線溝24を開くためのエッチングは、上記の如くビアホール19の開口後に行われる。この場合、第2シリコン酸化膜14および第2シリコン酸化膜16は、ビアホール19の開口部付近において、他の部位に比べて大きくエッチングの劣化を受けやすい。このため、従来の製造方法によれば、配線溝24を開くためのエッチングの過程で、第2シリコン酸化膜16に設けられた貫通孔(ビアホール19)による孔の径が拡大される。

【0009】 図14は、第2シリコン酸化膜16の貫通孔の径がエッチングの過程で拡大された場合に生ずる状態を示す。図14において、破線が示す形状は、第1および第2シリコン酸化膜12、16がストップ層として適に機能した場合に得られる理想の状態を示す。図14において、下層配線層10は、理想状態のビアホール19の径とほぼ等しい幅を有している。また、下層配線層10は、その周囲にバリメタル26の層を備えている

【0010】 配線溝24の形成過程で第2シリコン酸化膜16の貫通孔の径が拡大されると、ビアホール19の形状は、図14に示す如く、上端部の径が下端部の径に比べて大きくテーパー形状となる。ビアホール19がテーパー状に形成され、下層配線層14の側面がエッチャントにさらされやすくなる。この場合、エッチングの影響でバリメタル26と26が損傷を受け、配線溝の主金属層とパリアメタル26とに接触が生じやすくなる。このように、従来の半導体装置の製造方法は、下層配線層10の上部にデュアルタマシン構造の配線要素を形成する際には、下層配線層10に種々の損傷を生じさせやすいという問題を有するものであった

【0011】 ここで、従来の半導体装置において、配線溝の主金属層として用いられる銅は、アルミに比べて高い反射率を有している。従来の製造方法においては、ビアホール19を開くための第1フォトリソレジスト20をエッチングする際(図13 (A)参照)、および、配線溝24を形成するための第2フォトリソレジスト22をエッチングする際(図13 (B)参照)に、それらの上

方から光(例えば、紫外線)を照射してフォトリソレジストを感光させる処理が行われる。フォトリソレジストは、その上部から照射される直達光と、フォトリソレジストを通過した後、基板側で反射して戻ってくる反射光とを受けて感光する。このため、フォトリソレジストの感光状態は、反射光の強度や、直達光と反射光との干渉状態等に大きく影響を受ける

【0012】 従来の半導体装置は、シリコン酸化膜やシリコン酸化膜は、一般に光を透過させる。このため、フォトリソレジストを通過した光の一部は、シリコン酸化膜やシリコン酸化膜を透過して、下層配線層10やシリコン基板の表面まで到達する。このため、下層配線層10の上部に塗布されたフォトリソレジストは、下層配線層10で生成された反射光を受光する。また、下層配線層10の形成されていない領域の上部に塗布されたフォトリソレジストは、下層配線層10の更に下に位置するシリコン基板の表面で反射された反射光を受光する

【0013】 下層配線層10で反射された反射光がフォトリソレジストに到達するまでに通過する光路の長さ、および、シリコン基板の表面で反射された反射光がフォトリソレジストに到達するまでに通過する光路の長さ、の反射面とフォトリソレジストとの間に介在する層間絶縁膜の厚みのバラツキに応じて変動する。また、それらの光路差が変動すると、フォトリソレジストが受光する直達光と反射光の干渉状態が変化する。この点、従来の製造方法は、層間絶縁膜の厚みのバラツキに起因して、第1および第2フォトリソレジスト20、22の寸法精度を悪化させ易いものであった

【0014】 更に、下層配線層10の主金属に反射率の高い銅等の金属が用いられる場合は、マスクを通過した光が下層配線層10によって強く反射されることにより、反射光に起因するハレーションが生ずることがある。従来の製造方法においては、第1フォトリソレジスト20のハレーション処理の際、および、第2フォトリソレジスト22のハレーションの際に、そのハレーションの影響でフォトリソレジストのハレーション異常が生ずることがある。このように、従来の製造方法は、写真製版によりフォトリソレジストをハレーションする際には、反射光の影響でハレーション精度を悪化させやすいという問題を有していた

【0015】 本発明は、上記のような問題を解決するが、めばなされるもので、下層配線層を損傷させることなく、その上部にデュアルタマシン構造の配線要素を形成することのできる半導体装置の製造方法を提案する。ことを第1の目的とする。また、本発明は、第1の目的を達成すると共に、反射光の影響を少なくすることなく、良好なフォトリソレジストをハレーションさせることのできる半導体装置の製造方法を提案することを第2の目的とする

【0016】

【0027】請求項12記載の発明は、請求項1乃至11の何れか1項記載の半導体デバイスの製造方法であって、前記ピアホールを開く前に、前記第2絶縁膜の

[illegible]

【0032】次に、特配線層30の上に、600オングストロームの厚さを有する第1シリコン窒化膜32(ステップ2)、12000オングストロームの厚さを

[illegible]

[illegible]

【0038】図1(4)に示す如く、第2BARC501面上には、光阻膜により、第2フォトレジスト52が形成される(ステップ3)。第2フォトレジスト52は、露光調を形成する位置(開口部54を備えていて、第2フォトレジスト52のバクハネシンの際には、第2フォトレジスト52の上面を覆うことで、第2フォトレジスト52に同じく光が照射される。第2BARC501フォトレジスト52を通過した光の大部分は、第2BARC501によって反射され、このため、ステップ130の処理に比べて、反射光の光路がより高い位置の問題を回避して、第2フォトレジスト52を高い精度で加工することができる。

[illegible]

【0040】上記のエンコーディングは、ビデオ・4:4:4の内部フォーマットにおいて、第1シリコン酸化膜32の露出部、および、第2シリコン酸化膜36の貫通孔（ビデオ・4:4:4による色）の周囲面、フोटレジスト4:8により保護された開口部で示される。このため、ビデオ・4:4:4の開口部が終了する時点で第1シリコン酸化膜32の露出部が他の露出部によって閉じられて薄く、場合によっては、配線層を形成する。また、このエンコーディングの過程で、ビデオ・4:4:4が不適切に早期に第2シリコン酸化膜32を突き抜けることがないことを意味し、第2シリコン酸化膜32の貫通孔の径、すなわち、ビデオ・4:4:4の上端部の径が不適切に拡大されること

とはいえない。従って、本実施形態の製造方法によれば、下部配線層30の上部に、下部配線層30に損傷を与えることなく、デュアルタマシシ構造の配線要素を形成することができ

【0041】ところで、上記の実施形態においては、
アンホール46の内部に埋め込んだフォトレジスト48を
硬化させるために、フォトレジスト48にDip UVを照
射することにより、フォトレジスト48を硬化さ
せる手段はこれに限定されるものではない。例えば、ハ
ードベイク（加熱）によって、或は、それらの組合せ
によってフォトレジスト48を硬化させることとしても
よい。

【0042】尚、上記の引換所帳においては、第1シリコン酸化膜3.4が前記請求項1記載の「第1絶縁膜」に、第2シリコン酸化膜3.6が前記請求項1記載の「エッチングストッパ膜」に、第3シリコン酸化膜3.8が前記請求項1記載の「第2絶縁膜」に、フォトレジスト4.8が前記請求項1記載の「有機膜」に、それぞれ相当している。

【0043】実施形態2、次に図2を参照して、本発明の実施形態2について説明する。図2(A)～図2(F)は、本発明の実施形態2の半導体デバイスの製造方法を説明するための図を示す。図2(A)乃至図2(F)に示す如く、半導体形成の製造方法によれば、実施形態2の場合と同様に、ステップ1～8の処理が実行されることによりリアクタール46が形成される。

【0044】本発明の製造方法においては、図2 (D) に示す如く、第1ラミネート242が除去された後に(ステップ9)、ピアノール46の内部、および、第2シリコン層38の上部に、同様に、ステップ13および14の実施の形態1の場合と同様に、ステップ13および14の処理が実行されることにより、図3の如く形成される。

【0045】本実施形態の製造方法において、第2日A RC501は、第2日Aレジスト52をハクユニタス56で形成し、第2日Aレジスト52をハクユニタス56で形成するタイミングとレジスト52の露出工程とは、実施例の第1日Aにおけるアサートレジスト48と同様の保護膜として機能する。このため、本実施形態の製造方法によれば、実施例の形態1と比べて簡便に工程で、実施例の形態1の場合と同様の効果を得ることが可能である。

【0046】尚、上記の実施形態においては、第2B-A RC50が前記請求項1記載の「有機器」に相当している。

【0047】実施の形態3、次に、図3を参照して、本発明の実施の形態3について説明する。図3（A）乃至図3（F）は、本実施形態の半導体デバイスの製造方法を説明するための図を示す。本実施形態の製造方法は、第2BARC500の材料として用いられる有機ケイ素膜形成

剂の理め込込性が、実施の形態2で用いられるものの理め込込性に比して劣る点を除き、実施の形態2と同様である。

【0048】すなわち、実施の形態2の製造方法では、埋め込み型の良い有機電解液注入剤を用いて第2BARC 5.0が形成されるため、第2BARC 5.0が、ビアホール4.6の内部全体に埋め込まれており、これに対して、本実施形態の製造方法では、埋め込み型の悪い有機電解液注入剤を用いて第2BARC 5.0が形成されるため、第2BARC 5.0が、ビアホール4.6の壁面のみを覆うように形成される(図3(1))参照。

【0049】第2日ARC5.0は、ピアホール46の壁面の穴を埋うよう形に形なされている場合でも、**丸線**516を形成させた2つのエンディングの過程において、第1シリンダを形成させた2つのエンディング、および、第2シリンダを形成させた2つのエンディングの過程において、**丸線**36の円周孔付近を均等に保護する 従って、本実施形態の製造方法によっても、実施の形態1および2の場合と同様に、**丸線**30に損傷を与えることなく、その上部にデュアルウェルカムシンの**丸線**要素を形成することができる。

【0050】実施の形態4、次に、図4を参照して、本発明の実施の形態4について説明する。図4(A)～図4(G)は、本発明の実施の形態4の半導体デバイスの製造方法を説明するための図(左:断面図、右:平面図)を示す。図4(A)に示す如く、本実施形態の製造方法によれば、実施の形態1の場合と同様に、ステップ1～5の処理により、下層酸化膜30、第1シリコン窒化膜32、第1シリコン酸化膜34、第2シリコン窒化膜36および第2シリコン酸化膜38が順次形成される。

【0051】本実施形態において、第1および第2シリコン酸化膜3、4は、3～4%のフッ素を含んでいて、このようにシリコン酸化膜は、フッ素を含んでいるものに比べて低介電定数と低誘電率を示す。また、第1および第2シリコン酸化膜3、4は、ハフニウムシリコン系と広く用いられているSi₃N₄膜、すなわち、シリコンと窒素との比が3、4の膜である。シリコン酸化膜は、シリコンリッチな膜となれば、吸収率が低くなり、素子リッチとなるほど低誘電率と低吸収率が高くなり、素子リッチとなるほど低誘電率と低吸収率が低くなる。本実施形態のように、素子リッチの高いシリコン酸化膜に比べ、吸収率が極端に低く、誘電率が小さく抑制することができ、従って、本実施形態の構造によれば、半導体デバイス全体の

【0052】第2シリコン酸化膜38の上部には、60
～1000Åのシリコン酸化膜39が形成される（ステップ16）。本実施形
態においては、高減点金属膜58には、チタン酸化膜が用
いられた。高減点金属膜58の上部には、写真増感によ
り、実施の形態の場合と同様に第一フォトレジスト14
2が形成される（ステップ7）。

【0053】第1フォトレジスト42の字面剥離の際に、第1フォトレジストを透過する光は、その殆どが融点金属膜58によって反射される。このため、未施形態の製造方法によれば、第1フォトレジスト42の下面にBARCを形成してはいても問題ない。また、第1および第2シリコン窒化膜32、36の吸収率が比較的小さいにも関わらず、反射率の高いハレーション光路等に影響されることがなく、第1フォトレジスト42を精度良くハターニングすることができ、

【0054】図4 (B) に示す如く、第一フォトレジスト4 2の開口部4 4に露出している高融点金属膜5 8は、エッチングにより除去される(ステップ17)。次いで、図4 (C) に示す如く、実施の形態1の場合と同じ、ステップ8～11の処理が実行されることにより、線にステップ8～11の処理が実行されることにより、ビアホール4 4が形成され、更に、その内部にフォトレジスト4 4 8 (有機層) が形成される。

【0055】ステップ111の処理（第1フォトリソレジスト424の露光）が終了すると、次に、ステップ130の処理（第2フォトリソレジスト525の露光）が実行されることにより、高濃度金属膜580の上部に、第2フォトリソレジスト525が形成される。第2フォトリソレジスト525の露光の際にその内部を透過する光は、第1フォトリソレジスト142の下部表面の場合と同様に、その一部が高濃度金属膜580によって反射される。このため、本実施形態の露光方法によれば、第2フォトリソレジスト525の一部にBARCを形成してないために生じるわずかな反射光のハレーションや光路差に影響されることなく、第2フォトリソレジスト525を高精度且つパターンニングすることができる。


【0056】本実施形態の製造方法では、次に、図4(主)に示す如く、第2ファトレジスト52の開口部54に露出している高融点金属膜58が、エッチングにより除去される(ステップ18)。

【005.5】において、図4（F）に示す如く、実施形態5の一態様の場合と同様にステップ14の処理により配列要素56が形成される。配列要素56を形成するための処理は、ステップ15において、第1リニア化配列3.2の添付部、および、第2リニア化配列3.6の付随付付部がフォトリソグラフィにより保護された状態で行われる。このため、本実施形態の製造方法は、実施形態1の場合と同様に、半導体基板300に相図を与えることなく、その一部にエレクトロニクス素子構造の配列要素を相図良く形成することとなる。


【0055】配線層56が形成され、更に、デウシク
ンによって第2ウェットレジスト52等が除去されると、図
4（C）に示す如く、ウェットエッチングによって第2
シリコン酸化膜58の上部が露出露出金属層58が除去
される（ウェット19）。上記の処理が終了すると、実
地の形成の場合と同様に所望の構造を得ることができ
る。

组别: Y + (I) 5/24/544 (V) 5/24/16500


【図13】




【図14】




【図18】







【図19】








【図10】




【図11】




【図12】




【図13】



(A)



(B)



(C)

フロントページの続き

Fターム(参考) 3F001 AA16 DB03 DB07 DB08 DB23
 DB26 EA22 EA28 EB01 EB03
 3F003 KK11 KK18 KK21 KK32 KK33
 WW02 XX30 YY06 YY15 QQ09
 QQ10 QQ16 QQ22 QQ23 QQ32
 QQ35 QQ37 QQ18 RR01 RR05
 RR06 RR11 RR21 RR27 SS12
 SS22 TT02 XX03 XX21 XX28
 XX32

2002.12.25

整理番号 OH003612

発送番号 426044

発送日 平成14年12月24日 1 / 3

拒絶理由通知書

特許出願の番号	特願2000-345616
起案日	平成14年12月16日
特許庁審査官	齋藤 恭一 8122 4L00
特許出願人代理人	大垣 孝 様
適用条文	第29条第1項、第29条第2項

この出願は、次の理由によって拒絶をすべきものである。これについて意見があれば、この通知書の発送の日から60日以内に意見書を提出して下さい。

理 由

1. この出願の下記の請求項に係る発明は、その出願前に日本国内又は外国において、頒布された下記 of 刊行物に記載された発明又は電気通信回線を通じて公衆に利用可能となった発明であるから、特許法第29条第1項第3号に該当し、特許を受けることができない。

2. この出願の下記の請求項に係る発明は、その出願前日本国内又は外国において頒布された下記 of 刊行物に記載された発明又は電気通信回線を通じて公衆に利用可能となった発明に基いて、その出願前にその発明の属する技術の分野における通常の知識を有する者が容易に発明をすることができたものであるから、特許法第29条第2項の規定により特許を受けることができない。

記 (引用文献等については引用文献等一覧参照)

- ・理由 1又は2
 - ・請求項 1-7, 12-16
 - ・引用文献等 1-4
 - ・備考
- (請求項1, 2, 6, 7について)

引用例1, 2には、配線溝に対応する幅、又は配線溝の外側を囲む程度の幅に形成された窒化膜パターンを利用して、デュアル・ダマシン・プロセスにより配線層を形成している。なお、窒化膜パターンは、リソグラフィ工程の目合わせ精度の余裕寸法を有する必要があるから、配線溝の0.2~1.0 μ m外側を囲むような形状および大きさに形成することは、当業者が容易になし得ることと認められる。

(請求項 3, 1 2 について)

配線溝を形成する際に、溝の内壁面をテーパ面とすることは、引用例 3 に記載されるように周知の構造であり、また、ドライエッチングの際に、エッチングガス中に CH_2F_2 ガスを含有させて反応生成物を形成し、溝を形成することも、引用例 4 に記載されるように周知の手段である。

引用例 1, 2 に記載のものにおいて、溝形成に上記周知のガスを用い、溝内壁面をテーパ面とすることは、当業者が容易に想到し得ることと認められる。

(請求項 4, 1 3 - 1 5 について)

引用例 1 (図 3, 図 4 を参照)、引用例 2 (図 1 8 - 図 2 0 等を参照) には、エッチングストップパとして利用した層を除去することが記載されている。

なお、エッチング手段は、ストップ膜の材質に応じて適宜選択しうるものである。

(請求項 5, 1 6 について)

引用例 1 (図 2 5 参照)、引用例 3 (図 1 1 参照) には、下地の下層配線領域上にのみ拡散防止層を形成することが記載されている。

この拒絶理由通知書中で指摘した請求項以外の請求項に係る発明については、現時点では、拒絶の理由を発見しない。拒絶の理由が新たに発見された場合には、拒絶の理由が通知される。

引用文献等一覧

1. 特開平 1 1 - 3 4 5 8 7 5 号公報
2. 特開平 1 1 - 3 1 7 4 5 1 号公報
3. 特開 2 0 0 0 - 1 5 0 6 4 4 号公報
4. 特開平 1 1 - 3 3 0 0 4 6 号公報

Cited References



先行技術文献調査結果の記録

- ・調査した分野 I P C 第 7 版 H 0 1 L 2 1 / 3 2 0 5 ~ 2 1 / 3 2 1 3
H 0 1 L 2 1 / 7 6 8
- ・先行技術文献 特開平 1 1 - 8 7 4 9 2 号公報
特開平 2 - 3 2 2 8 号公報

この先行技術文献調査結果の記録は、拒絶理由を構成するものではない。

発送番号 426044

3 / 3